NAVAL POSTGRADUATE SCHOOL MONTEREY CA
DATA ACQUISITION SYSTEM FOR USE IN THE STUDY OF GEOMAGNETIC VAR-ETC(U)
DEC 80 H H THOMAS AD-A100 156 NL UNCLASSIFIED 1 or 2

NAVAL POSTGRADUATE SCHOOL Monterey, California





THESIS

DATA ACQUISITION SYSTEM FOR USE IN THE STUDY OF GEOMAGNETIC VARIATIONS

bу

Hugh H. Thomas

December 1980

Thesis Advisor:

R. Panholzer

Approved for public release; distribution unlimited


SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
	3. RECIPIENT'S CATALOG NUMBER
AD-A10015	<u></u>
4. TITLE (and Subtitle) Data Acquisition System For Use In	Master's Thesis;
The Study of Geomagnetic Variations	December 1980
	S. PERFORMING ORG. REPORT NUMBER
7. AUTHOR(e)	8. CONTRACT OR GRANT NUMBER(s)
Hugh H. Thomas	
9. PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
Naval Postgraduate School	
Monterey, California 93940	
11. CONTROLLING OFFICE NAME AND ADDRESS	December 1980
Naval Postgraduate School	13. NUMBER OF PAGES
Monterey, California 93940	99
14. MONITORING AGENCY NAME & ADDRESS(II different from Controlling Office)	UNCLASSIFIED
	15a. DECLASSIFICATION/DOWNGRADING
16. DISTRIBUTION STATEMENT (of this Report)	<u> </u>
Approved for public release; distribution	unlimited
17. DISTRIBUTION STATEMENT (of the obstract entered in Block 20, if different to	om Report)
18. SUPPLEMENTARY NOTES	
19. KEY WORDS (Continue on reverse side if necessary and identify by block number	,
Acquisition System; Microprocessor	
Acquisition System, Microprocessor	
The study of the variations in the geometry	onetic field requires a
small, low power digital acquisition systematical small state of the variations in the geometric small, low power digital acquisition systematical states and the geometric states are stated as a second state of the variations in the geometric states are stated as a second state of the variations in the geometric states are stated as a second state of the variations in the geometric states are stated as a second state of the variations in the geometric states are stated as a second state of the variations and the geometric states are stated as a second state of the variations and the geometric states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second stated stated as a second stated stated stated stated stated as a second stated st	em. This thesis descri-
bes the design of a digital data acquisit:	ion system for such use.
The design uses the complementary metal-or	xide-semiconductor (CMOS)
version of the INTEL 8048 single chip mic density data recorder. The microcomputers	rocomputer and a high
ternally, instead they route data over a	s do not take data in- separate data bus. Two —
cornary, inscoud they route data over a .	operate carea bas. INO -

SPENIETY ELASSIFICATION OF THIS PAGETONE POIS ENGENE

intermediate data memories are used; alternating between being written onto by the acquisition circuit and being read from for writing to the data recorder.

0



Approved for public release; distribution unlimited

Data Acquisition System For Use In The Study of Geomagnetic Variations

by

Hugh H. Thomas
Captain, U. S. Army
B.S., United States Military Academy, 1975

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL December 1980

Author	Hegliffen
Approved b	y: Rime-je-
••	Thesis Advisor
	Second Reader
	Lik
	Chairman, Department of Electrical Engineering
	Dean of Science and Engineering

ABSTRACT

The study of the variations in the geomagnetic field requires a small, low power digital data acquisition system. This thesis describes the design of a digital data acquisition system for such use. The design uses the complementary metal-oxide-semiconductor (CMOS) version of the INTEL 8048 single chip microcomputer and a high density data recorder. The microcomputers do not take data internally, instead they route data over a separate data bus. Two intermediate data memories are used; alternating between being written onto by the acquisition circuit and being read from for writing to the data recorder.

TABLE OF CONTENTS

Ι,	INT	RODUC	CTION =	7
II.	GENI	ERAL	CONCEPT	9
III.	HARI	OWARE		14
	Α.	THE	DATA RECORDER	14
	В.	8048	3/8748	18
IV.	THE	CIRC	CUIT	21
	Α.	THE	ACQUISITION CIRCUIT	21
		1.	The Analog-to-Digital Converter	21
		2.	The Intermediate Data Memory	22
		3.	Multiplexed Data Pathes	24
		4.	The Non-Sampling Interval Timer	24
		5.	Central Processing Unit One	28
		6.	Central Processing Unit Two	33
		7.	The Shift Registers	37
		8.	The MFM Encoder	37
		9.	The Data Recorder	43
	В.	THE	RECONSTRUCTION CIRCUIT	44
		1.	Central Processing Unit One	45
		2.	Central Processing Unit Two	45
		3.	The Digital to Analog Converter	48
		4.	The MFM Decoder	48
	С.	POWI	ER SWITCHING	52
v.	SOF	[WARI		55
	A.	THE	DATA ACQUISITION ROUTINE	5.5
	В.	THE	WRITE TO TAPE ROUTINE	58

	C.	THE	DATA	RECO	NSTRU(CTION	ROUTI	NE		,		64
	D.	THE	READ	FROM	TAPE	ROUT I	NE					67
VI.	TEST	r ani	EVAI	UATIO)N		· -					72
VII.	FINA	AL TE	ST PF	ROPOSA	L	·					• -	74
VIII.	CON	CLUSI	ON							·	· -	75
APPEND	IX A-								- -		· -	77
APPENDI	IX B-										_	86
LIST OF												
INITIAL												

I. INTRODUCTION

For the past four years a study of the variations in the spectral components in the earth's magnetic field has been carried on by the Physics and Chemistry Department at the Naval Postgraduate School. Data in this study has been taken primarily on the ocean floor off the Monterey, California coast and recently at remote land locations. The variations have been of a very low magnitude and predominantly in the frequencies of 100 Hertz or less. Variations in the ten Hertz or less region are of particular interest in this study.

To date, the data acquisition technique has been analog. The variations of the magnetic field are sensed by a magnetometer. The variations are frequency modulated by a voltage controlled oscillator and recorded on an analog recorder. This technique has been subject to the problems of the restricted data capacity of the analog recorder and excessive power consumption. These two problems have restricted data acquisition to a few hours or less at one time.

An alternative data acquisition technique is a digital system utilizing low power components and a high density digital recorder. The use of low power complementary metal-oxide-semiconductor (CMOS) components and a high density digital recorder of external dimensions to fit into a 17.5

inch diameter glass sphere for ocean floor observations is considered to be the best means of implementing this technique. The purpose of this thesis investigation was to design a digital data acquisition system for use in ocean floor observations and with minor modifications be adapted for land based observations. The acquisition system is designed to consume a minimum amount of power while providing as large a data capacity and as wide a range of observation as possible.

II. GENERAL CONCEPT

The acquisition system shown in Fig. 1, is to convert an analog voltage to a digital representation which is proportional to the geomagnetic field. This digital value is then placed into an intermediate memory. The intermediate memory must be large enough to allow an economical use of the data recorder. When this intermediate memory has been filled it is transferred to the data recorder. The control element determines when data is to be taken according to the Nyquist criterion, and controls the loading of the intermediate memory and the actions of the data recorder. Continuity in data acquisition is essential and is accomplished by providing two intermediate memories of equal size. While one memory is being filled with new data, the data in the second memory is being read and recorded. The use of the two intermediate memories also allows the data rate to be changed from the slow acquisition rate to the high data rate of the high density data recorder.

The control element is to exercise control over data routing, sampling, and input/output. This element is not intended to process data. To avoid restrictions of data word length the address bus and data bus are separate. The address bus provides addresses to the intermediate data memories. The data bus connects the anamlog-to-digital




Fig. 1. System Block Diagram

converter to the memory, the memory to the data recorder, and the memory to the digital-to-analog converter. Data does not physically pass through the control element but is routed by the control element. This allows the data word length to be independent of the processor word length.

The control element is split into two parts. The first part, central processing unit one (CPU1), exercises control over the data acquisition and reconstruction phases. The second part, central processing unit two (CPU2), exercises control over the data recorder. To accomplish these control functions the INTEL Corporation Single Chip Microcomputer System, MCS-48 Family, 8748/8048 was chosen [1]. The 8748 and 8048 are single chip microcomputers with two eight bit input/output ports, one eight bit bus port, three status lines, and 64 eight bit random access memory (RAM) locations on chip. The 8748 provides one kilo byte, 1024 or 1k, of erasable programmable read-only-memory (EPROM) on chip for program storage. The 8048 provides 1k byte of on chip readonly-memory (ROM) for program storage. Both the 8748 and the 8048 allow for program and data memory off chip. The 8748 and 8048 are currently only available in metal-oxidesemiconductor (MOS) versions. The MOS versions consume too much power for this application, however low power CMOS versions of the 8048 are expected to be available from several sources in early 1981 [2]. Peripheral devices

to the control elements used in this design are currently available in CMOS or Low Power Schottky transistor-transistor logic (LSTTL).

The data recorder tentitively selected in the Series 3400 High Density Cartridge Magnetic Tape Drive, the Funnel, manufactured by Data Electronics Incorporated (DEI). The drive has a recording density of 6400 bits per inch, a serial transfer rate of 192 kilo bits per second, and a unformated capacity of 17.3 mega bytes. It is the tape drive that will be the primary consumer of power at approximately 18 watts. This drive was tentatively chosen for its small size and high data capacity. While it is not ruggidized, it is felt the drive will be able to withstand the temperature range on the ocean floor. Verification of this will require additional testing and is beyond the scope of this thesis.

The sampling period is determined by the internal time base of CPU1. When one sampling period has elapsed, the analog-to-digital converter (A/D) is signaled to acquire a sample. This digital sample is then stored in the intermediate memory. The design can accommodate eight 8 or 12 bit data by arranging an A/D of that width with that number of one bit wide static CMOS RAM circuits. This system is designed for 12 bit data words. The twelve address lines, eight bits from the bus port and four from one of the I/O ports, allow for 4096, 4k, data words to be stored in each

of the two intermediate memory blocks. The intermediate memory blocks are made up of 4k by one bit static CMOS RAM circuits. The selection of which block is to be filled is controlled by CPU1. The alternate block is available to CPU2 for reading and recording.

The reconstruction phase is activated by CPU1 signaling CPU2 to fill one block of memory from the tape. When one block has been filled, CPU1 begins reconstruction by reading the data and providing it to the D/A. While the D/A function is being accomplished, CPU2 is filling the alternate block of intermediate storage from the recorder. This read and reconstruction sequence is continued under the control of CPU1. Each time the reconstruction of the data just read from the tape is started by CPU1, CPU2 is signaled to read the next block of data from the tape, filling the alternate block. This method allows a continuous stream of analog data to be available at the output of the D/A.

III. HARDWARE

The hardware is split into three distinct functional areas: the data recorder, the controllers, and the intermediate memory. The intermediate memory is a universal part and will not be specifically addressed in this part of the thesis. The data recorder and the CPU's are very flexible devices, and a full explanation of their functions would be extremely long and beyond the scope of this thesis. Only those aspects specifically related to this design will be discussed.

A. THE DATA RECORDER

The data recorder used in this design is the DEI series 3400 Funnel recorder. The produce specification is provided as Appendix A. The control over the device is excercised by CPU2. All control signals for the data recorder are TTL compatible. Its data transfer rate, 5.2 msec per bit, is compatible with the 8748 or 8048 used in CPU2.

The data recorder can be acquired in several different configurations from the manufacturer. The basic model was chosen for this design due to power considerations. The alternative configurations included a control card or a combination of the control card and a codex card. The additional cards boost power consumption by themselves by

more than one watt. In addition, the control care includes a feature that automatically rewinds the tape to its physical beginning when power is applied to the data recorder. This rewind function and the required search for the last block recorded would consume excessive quantities of power. For this reason, these cards were not included in the design. This choice required an interface circuit to be designed to encode and decode the Modified Frequency Modulation (MFM) code, referred to also as the Miller or delay code, used by the data recorder. The code, as shown in Fig. 2, represents a "l" as a transition at the mid-bit period. A "O" is encoded as a transition at the beginning of the bit period unless preceeded by a "l", in which case no transition takes place.

The tape cartridge used with the data recorder is American National Standards Institute (ANSI) standard X3.56-1977 compatible, see Fig. 3. The upper and lower tape holes provide indications of tape position. The drive senses the presence of these holes and provides this information as output control signals. The recorder format specifies an interblock gap of 1.2 inches to get the tape completely stopped after one block and completely started to the read/write speed for the next block. The data block consists of a preamble of 39 "0's" and one "1" followed by the data and a postamble of 39 "0's". Using this format the tape capacity is 193.44 mega bits, 86 percent of the




Fig. 2. Modified Frequency Modulation (Miller Code)




Fig. 3. ANSI Standard X3,55-1977

unformated capacity. The transfer time at the 30 inches per second read/write speed for one block is 258.5 msec.

The signals associated with the basic drive are listed in section 5.1 of Appendix A. The "-" indicates active low signals and the "+" active high signals. If both a + and - are shown, both an active high and active low signal are available.

B. 8048/8748

The 8048/8748 is the eight bit single chip microcomputer produced by INTEL Corporation [1]. The timing cycle of the device is derived from the external crystal. This basic frequency can range from 1 MHz to 6 MHz. The timing state is derived by dividing this frequency by three. Each instruction cycle consists of five states. The Address Latch Enable (ALE) output clock is derived by dividing the state frequency by five. This time derivation is shown in Fig. 4. The instruction set consists of either one or two cycle instructions stored as one or two bytes in program memory. A complete listing of the instruction set can be seen in Ref. 2.

The forthcoming CMOS version of the single chip micro-computer will be the ROM verions 8048. This will require an external program memory. The result of going to the external program memory is the addition of one instruction cycle to fetch the instruction and an additional cycle to




Fig. 4. CPU Timing Diagram [1]

fetch the operand when necessary. The 12 bit program counter is output on the bus port (PO) and the lower half of P2. The eight bit instruction or operand is returned to PO. Figure 4 shows the external program memory fetch cycle.

IV. THE CIRCUIT

The design dictates the system be divided into two circuits, the acquisition circuit and the reconstruction circuit. There are 4096 sample periods per block period. A sampling interval is a period of continuous data collection timed by the number of blocks taken in the interval. The non-sampling interval is the time when no data is being collected, or the period between sampling intervals.

A. THE ACQUISITION CIRCUIT

The data acquistion circuit is designed for 12 bit data using a 12 bit A/D and two 4k by 12 bit intermediate memories. The control elements are CMOS 8048's.

1. The Analog-to-Digital Converter

The analog-to-digital converter chosen for the design is the Intersil ICL 8068/7104-12 CMOS 12 bit A/D chip pair. The device is an integrating type A/D with a maximum conversion rate of 48 conversions per second [3]. The 8068/7104-12 pair was chosen for its low power consumption, TTL compatibility with no interface requirements, and a wide voltage range. The relatively low conversion rate is well within the Nyquist rate for the frequency range of interest.


The A/D will be operated in a convert or demand basis. CPU1 will signal for start conversion. The conversion complete signal will vector the program controling CPU1 to the interrupt service routine, thereby storing the data. The device is connected as shown in Fig. 5.

The voltage of the reference voltage $(V_{\rm ref})$ determines what will be the full scale reading according to $V_{\rm max} = V_{\rm ref} \times 2$. For a 0 to 5 volt swing $V_{\rm ref} = 2.5$ volts DC. The resolution of the 12 bit conversion over the 0 to 5 volts is .0244 per cent or 1.22 mV. The full 12 bit resolution of the A/D is accomplished by the addition of a polarity bit output by the device. When used it would give 13 bit resolution over a -5 to +5 volt swing.

When a sampling period was elapsed, the start conversion output from CPUl makes a high to low to high transition to the RUN/HOLD pin. The status line goes high indicating a conversion is in progress. When the conversion is complete, the status line goes low triggering a 74LS122. The output of the 74LS122 provides the interrupt signal to CPUl. The low level of the status line also enables the output to the data bus. The output is now available to the memory for storage.

2. The Intermediate Data Memory

The intermediate data memory is made up to two blocks of 4096 by 12 bit static CMOS RAM. The 12 bit width is made up of 12 Intersil IM 6504 4k by 1 bit Static CMOS






Fig. 5. Analog to Digital Converter [3]

RAM circuits [5]. The circuit diagram is shown in Fig. 6. Due to the timing in the devide the lower eight bits of the address will have to be latched externally on the high to low transition of the ALW pulse. The read and write signals are used to generate the chip enable. The write enable is tied to the appropriate level at the inputs of the control multiplexers.

3. Multiplexed Data Pathes

The CMOS 74C157 Quad 2-input Multiplexer is used to route control signals, addresses and page numbers to the proper intermediate memory from both CPU1 and CPU2, as shown in Fig. 7. The select line determines which set of four inputs will be gated through to the four outputs. The inverting of the select signal to the multiplexers associated with the second intermediate memory allows one of the intermediate memories to be available to CPU2 during the entire acquisition time. The power to the multiplexers will be from the same source as CPU1.

4. The Non-Sampling Interval Timer

The non-sampling interval timer consists of two Intersil ICL 8240 Programmable Timer/Counters [3]. The device and circuit is shown in Fig. 8. The time base is established by the resistor-capacitor network and is programmed by the dual inline package (DIP) switch. When activated by a low to high transition on the trigger the output goes low and stays low for the count on the DIP

AD-7 $\begin{cases} ALE & 5v & V_{CC} \\ CP2 & PL & \overline{W} \\ (2) & IM \\ 6504 & DATA & IN \\ 1 & of & 12 & DATA & OUT \\ A & 8-11 & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (3) & 1M & DATA & OUT \\ A & 8-11 & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (4) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (5) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (6) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (7) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\ (8) & 1M & \overline{Z} & \overline{Z} & \overline{Z} & \overline{Z} \\$






Fig. 6. Intermediate Data Memory




a. CONTROL MULTIPLEXING



b. ADDRESS MULTIPLEXING

Fig. 7. Control and Address Multiplexing



a. THE DEVICE




Fig. 8. The Non-Sampling Interval Timer [3]

switch times the product of the resistor and capacitor. The output then goes high activating CPU1. The device is triggered by CPU1 at the end of a sampling interval. Power is left on continuously.

5. Central Processing Unit One

CPU1 controls the data acquisition function for the system. The device will be a CMOS version of the INTEL 8048 with an external program memory [1]. One version of the CMOS 8048 is the Intersil 80C48 [3]. The preliminary information indicates the 80C48 will be pin for pin compatible with the INTEL 8048 with virtually the same performance specifications. With CMOS logic, power consumption is directly related to speed of operation. For this reason and the desire to simplify the sampling control, a lower clock speed is desired. An external 3 MHz crystal will generate an instruction cycle of five micro seconds. This rate consumes less power and reduces the dividers needed to generate the sampling period from two to one. The device and circuit is shown in Fig. 9.

The bus port (PO) passes addresses to the intermediate data memory and the external program memory and receives instructions and operands from the external program memory. The lower half of P2 is dedicated to passing the most significant nibble, bits eight through eleven, of the program counter to the external program memory. P1 serves two functions. First, it provides an input port to the




Fig. 9. CPU1 Acquisition Circuit

eight bit DIP switch that represents the number of data blocks to be taken during a sampling interval. Second, it outputs the four bits of the page number in the lower half and the select to the routing multiplexers on the first bit of the upper half. The external interrupt (TNT) is enabled under program control and is activated when a conversion has been completed by the A/D.

The Address Latch Enable (ALE) signal is used by the external program and data memories and is a time base for the sampling period timer. The sampling period is controlled by an ICL 8240 connected as shown in Fig. 10. ALE signal is used as an external time base for the 8240. This time base is divided down according to the setting on the eight bit DIP switch connected to it. The ALE pulse width is not wide enough to be directly connected to the 8240. The pulse is widened by connecting the ALE signal to the trigger of a 74LS122 Retriggerable Monostable Multivibrator as shown in Fig. 10. The 8240 is programmed to divide the ALE signal down to the point where 256 pulses constitutes one sampling period. The output of the 8240 is fed into Tl of CPUl. When a count of 255 has been reached the event counter overflows and an interrupt routine signals for start conversion. The relationship for programming the 8240 is:

$$Y = \frac{F \times X}{256}$$
 $X = \text{the frequency of ALE}$
 $X = \text{the sampling period}$
 $Y = \text{the number of the DIP switch}$




Fig. 10. Sampling Period Timed [3]

In the case of a 3 MHz crystal attached to the 80C48, ALE has a frequency of 200 KHz. If a sampling period of 200 msec, 5 Hz, is desired, Y = 156.25. This will be set into the DIP switch as 156 giving a sampling period of 199.68 msec, 5.0008 Hz.

The sixth line of P2 (P26) controls the input of the number of blocks to be taken during the sampling interval. This line is brought low under program control, and the contents set into the DIP switch can be input to CPU1. The start conversion signal is P24. It is brought low at the end of 256 counts on the event counter. The start dump signal, P25, brings power up to CPU2 and the data recorder, and resets CPU2 when a block of intermediate data is ready to be written to the data recorder. The signal is held low for the prescribed time required to reset CPU2. The select line, P14, controls the data routing multiplexers. When low, intermediate memory one is avaliable to CPU1 and intermediate memory two is available to CPU2. When high, the CPU's switch memories. The non-sampling interval timer is reset by P27. The line is brought low then high again. It is the low to high transition that activates the timer and shuts down the acquisition circuit. The non-sampling interval timer is reset to shut down the acquisition circuit after a sufficient amount of time has elapsed for CPU2 to have completed the transfer of the last block of data to the data recorder.

The external program memory consists of one 512 by eight bit EPROM. The Intersil IM 6654 CMOS 512 by 8 bit EPROM is used in this design, as shown in Fig. 11.

6. Central Processing Unit Two

CPU2 for the acquisition circuit is a CMOS 8048. The clock will be set to allow two instruction cycles per bit period of the data recorder. The minimum bit period of the DEI Funnel recorder is 5.2 micro seconds. This dictates the use of a crystal that allows no less than 2.6 micro seconds per instruction cycle. The commercially available 5.7143 MHz crystal will provide an instruction cycle of 2.625 micro seconds, extending the bit period of the recorder by 50 nano seconds. The circuit is shown in Fig. 12.

The bus port performs the same functions as in CPU1. Pl and the upper half of P2 perform two functions. The first function is control signal output. The second function is to input and output the current track and the number of blocks recorded on that track. This information is essential in accounting for the amount of data on the particular track in use to prevent the attempt at writing off the physical end of the tape. The lower half of P2 provides the external program memory with the most significant nibble of the program counter and outputs control signals. This double duty requires the external latching of the control signals on the low to high transition of the




Fig. 11. External Program Memory IM 6654

ALE signal into a 74C175 Quad D Flip-Flop, as shown in Fig. 12. To is used to detect the upper tape hole. The external interrupt is used to sense the lower tape hole. This used to sense the data detect signal from the data recorder.

The twelve control lines originate from the upper half of P1 and all of P2. The upper half of P2 controls the track select and the tape motion. P24 and P25 provide the data recorder with the two bit track code. P26 and P27 are the active low forward and reverse signals, respectively. P23 will be used to trigger the time base for the shift register and the MFM encoder. P20 is used to shut down the power supplies to the CPU and the data recorder. P15 triggers a "1" to be written to the data recorder after the 39 "0's" of the preamble. P14 selects the data recorder allowing it to respond to input signals. P16 signals for high speed tape motion at 90 inches per second.

The control signals from P21 and P22 control the reading and writing functions for the track and block count storage. Each track can accommodate 606 data blocks. The number of blocks per track requires 10 bits with the track code requiring two bits. The twelve bits must be stored at all times during the acquisition phase to account for the track in use and the amount of tape used. The storage




Fig. 12. CPU2 Acquisition Circuit

media is three 74C173 Quad Tri-State D Flip-Flops, as shown in Fig. 13. To write, P21 goes low, disabling the control lines and allowing data to be written to the 74C173's. To read, P22 goes low, disabling the control lines and allowing the data to be read from the three 74C173's. The power is never shut off to these devices.

7. The Shift Registers

The conversion of the parallel data from the intermediate data memories to the serial data for the data recorder is accomplished by three 74C95 4-bit Shift Registers. The time base for the shift is derived from the ALE signal with its pulse extended by a 74LS122 fed into an ICL 8240. A shift is executed on each high to low transition of the output of the 8240. The circuit is shown in Fig. 14.

Parallel load is accomplished by the read signal triggering the output of a CMOS 555 Timer to go from low to high. This signal is fed to the mode control line of the shift register. On the next high to low transition of the 8240 output, the new data is clocked into the shift register.

8. The MFM Encoder

The MFM encoder is a combinational logic circuit that takes the serial output of the shift register and converts it to the MFM code, See Fig. 2. In the acquisition circuit, the encoder is the interface between CPU2 and the data recorder. Synchronization is based on two instruction cycles per bit period.




Fig. 13. Track and Block Count Storage One of Three 74C173





Fig. 14. Shift Register

The code is generated by taking the serial output of the shift register in combination with the two previous half bit period levels fed back to the input of the encoder, see Fig. 15. The truth table shows the inputs \mathbf{y}_1 , \mathbf{y}_2 and I determining the outputs \mathbf{Y}_1 and \mathbf{Y}_2 . The input \mathbf{y}_1 and \mathbf{y}_2 are the two previous half bit period levels. The input I is the current data input. The outputs \mathbf{Y}_1 and \mathbf{Y}_2 , to be output sequentially, are the two encoded half bit period levels of the current data bit. The sequence on the inputs from 000 to 111 lends itself to a straightforward implementation using two eight input multiplexers and flip-flops as feedback.

The timing is derived from the ALE signal and the output of the 8240 timing the shift register.

The encoder is constructed of two 74C151 Eight Input Multiplexers and three 74C74 Dual D Flip-Flops. The inputs of the two multiplexers are tied to the levels dictated by the truth table for Y_1 and Y_2 . The selects are the inputs y_1 , y_2 , and I. The multiplexers are enabled sequentially with the outputs clocked into the first of the two 74C74's for feedback. The second 74C74 clocks these two levels to the select lines of the multiplexers at the same time the data arrives. The circuit is shown in Fig. 16.

The initial state is the first entry in the truth table. The multiplexers will output 1 1 when enabled by the $\rm E_1$ and $\rm E_2$ signals. The sequential enabling of the multiplexers



ε . THE MFM ENCODER

у ₂	у1	I	^Y 1	Y 2
0	0	0	1	1
0	0	1	0	1
0	1	0	0	0
0	1	1	0	1
1	0	0	1	1
1	0	1	1	0
1	1	0	1	0
1	1	1	0	0

Fig. 15. The MFM Encoder

b. THE TRUTH TABLE




Fig. 16. The MFM Encoder Circuit

outputs the level which is clocked into the output 74C74 at the same time it is clocked into the feedback path. The output then continues according to the truth table.

The feedback path requires two stages. One stage for the intermediate levels and one stage for the selects to the multiplexers. The first stage is clocked into one 74C74 at the mid point of the enabled multiplexers output. The first half bit period level is stored at the low to high transition of the logical exclusive OR of E_1 and ALE. The second half bit period level is clocked in at the low to high transition of the logical exclusive OR of E_2 and ALE. The two previous half bit period levels are clocked through to the selects of the multiplexers at the same time with the low to high transition of E_2 .

9. The Data Recorder

The input signals for the data recorder are provided by CPU2. The device select (SL1-) is an active low signal enabling the recorder to respond to input signals. The write enable (WEN-) enables the write and erase functions. This signal should be set prior to starting the tape and left on after the tape has been stopped and the recorder deselected. The data write signals (WDA-,WDA+) are offered in both active low and active high. This signal is received from the LM 360 Comparitor at the output of MFM encoder. Forward and reverse (FDW-,REF-) are both active low. When both are false at the same time, the tape motion

is stopped. If both are set true at the same time, no damage will be done to the drive; but the direction of motion is uncertain. The high speed (HSP-) signal causes tape motion at 90 inches per second in the direction dictated by FDW- and REV-. The signal is used during the rewind at the end of each track. The track select signals (TR2-, TR1-) select the track to be read or written to.

The output signals from the data recorder are provided to CPU2. The upper tape hole signal (UTH-) and the lower tape hole signal (LTH-) are provided to TO and INT, respectively. LTH- is of particular significance since the only place the lower tape hole appears is toward one of the physical ends of the tape. The assertion of LTH- causes a vector to the interrupt service routine in CPU2. The upper tape hole marks the beginning of the tape, the load point and the early warning hole. All tape holes are in accordance with ANSI standard X3.55-1977, Fig. 3. The data read (RDA-, RDA+) are offered in both active high and active low. The choice of active high or low in the read should agree with that of the data write to avoid data inversion. Data detect (DAD+,DAD-) indicates data is present on the tape during a read or search.

B. THE RECONSTRUCTION CIRCUIT

The data acquisition circuit just described was designed to function under severe power constraints. The reconstruction

circuit is not subject to this constraint since it will be operating in a laboratory environment. This means the CMOS circuits used before can be substituted with TTL or MOS circuits. The long sampling period can be condensed to cut the time required to reconstruct the data with scaling transforming the spectrum of the data back to its original place. The A/D will be changed to a digital-to-analog converter (D/A). The leads for the input and output for the intermediate data memory must be interchanged since CPU1 is now reading from the memory and CPU2 is writing to the memory. Finally CPU1 and CPU2 need not be the CMOS 8048 but the MOS 8748 with on chip program memory. The use of the 8748 will significantly ease the timing. There are many similarities between the acquisition and the reconstruction circuits; only the changes will be discussed.

1. Central Processing Unit One

There is no non-sampling interval timer, or sampling period timer. The number of blocks to be included in each sampling interval is still needed to separate sampling intervals or reduce the duration of data examined at one time. The resulting circuit is shown in Fig. 17.

2. <u>Central Processing Unit Two</u>

The only change in CPU2 is the elimination of the external registers to store the block count and track. The block count and track will be stored internally. The circuit is shown in Fig. 18.




Fig. 17. CPUl For Reconstruction Circuit




Fig. 18. CPU2 For Reconstruction Circuit

3. The Digital to Analog Converter

The digital to analog converter (D/A) used in this design is the Intersil ICL 7112 12 Bit Multiplying D/A Converter [3]. The device and circuit is shown in Fig. 19. The device is connected in a unipolar or bipolar mode.

4. The MFM Decoder

The MFM decoder takes the output from the data recorder and converts it to the "1's" and "0's" of the data. This circuit is the interface between the data recorder and CPU2. The decoder looks at the two half bit period levels from the recorder. If the two half bit period levels of the tape output are the same, both high or both low, the data bit is a "0". If the two half bit period levels are different, the data bit is a "1". The differentiation between the data "1" and the data "0" is accomplished by a logical exclusive OR of the two half bit period levels.

The difficulty is the synchronization of the tape output, the decoder, the shift register, and CPU2. The requirement is that the tape output be synchronized with the decoder which must provide a correct and stable data value for two instruction cycles. This is required to clock the output of the decoder into the serial input of the shift register. The shift register is synchronized with CPU2. To achieve this synchronization, the decoder must have a time base that is triggered by the output of the data recorder and must be independent of the time base of the shift





Fig. 19. Digital-To-Analog Converter [3]

register and CPU2. The independence is necessary because the data may not appear synchronized precisely with the time base of CPU2.


The decoder circuit consists of two 7474 Dual D Flip- Flops and an exclusive OR gate, as shown in Fig. 20. The time base is a square wave of a period one half that of the bit period and a square wave of a period of the bit period. The bit period is 5.25 micro seconds, the same used in the encoder. The faster of the two signals, E_1 , clocks the first of the two 7474's. This pair acts as a shift register. After two consecutive low to high transitions, the two half bit period levels are exclusively ORed', and the result is clocked into the first flip-flop of the second 7474 by E_2 . This value will be stable for the required two instruction cycles.

The time base for the decoder is established by an ICL 8240 shown in Fig. 20. The period is determined by the values of the resistor and capacitor.

The data is received from the 75110 Line Driver connected to the data read of the data recorder. This output will be used to trigger the 8240 as well as input the tape signal to the decoder. The string of "0's" in the preamble of the data block will either start high and go low or vise versa. The trigger to the 8240 will occur on the first low to high transition. The first half bit period level will be



a. THE CIRCUIT



b. THE TIMING SIGNALS

Fig. 20. The MFM Decoder

clocked into the first flip-flop at the midpoint of the first half bit period. The second half bit period level will be clocked in at the mid point of the second half bit period. The clock signal is E_1 . With the two half bit period levels present in the two flip-flops, the result of the exclusive OR is clocked into *.e second 7474 by the low to high transition of E_2 .

When the preamble "1" is encountered, the low to high transition at the output of the decoder triggers the 8240 controling the shift register. This trigger inputs the decoded level to the serial input of the shift register. The subsequent data is clocked into the shift register on each high to low transition. This scheme insures the synchronization of the shift register with the decoder. With data clocked into the shift register, CPU2 can now write the data to the intermediate memory every 24 instruction cycles.

C. POWER SWITCHING

Power is provided to the various parts of the acquisition circuit only during those times when that part is performing a function. The power structure is broken into three sections: always on, on with CPU1 and on with CPU2. The always on components are the non-sampling interval timer, the track and block count storage registers, and the power switching network. On with CPU1 is its peripheral elements and the intermediate data memories. On with CPU2 is its

peripheral elements, the MFM encoder and the data recorder. No power is provided to CPU1 or CPU2 during the non-sampling interval.

No specific power supply circuits have been identified for use in this design, though several have been tested. When the power signal is true, the power supply will offer power at the prescribed voltage and current.

The power switching timing diagram is shown in Fig. 21. The first action occurs when the non-sampling interval timer output goes from low to high at the end of the non-sampling interval. This triggers power and a reset pulse to CPU1. When P25 of CPU1 goes low CPU2 is reset for a dump. This action brings power up to CPU2 and the data recorder, and provides a reset signal to CPU2. When the shut down signal of CPU2 goes low, power is cut to CPU2 and the data recorder.




Fig. 21. Power Switching Timing Diagram


V. SOFTWARE

The software consists of four routines. Each routine will be explained individually with its flow diagram. The complete programs are shown in Appendix B. The four routines are the data acquisition routine, the write to tape routine, the data reconstruction routine, and the read from tape routine.

A. THE DATA ACQUISITION ROUTINE

The data acquisition routine directs CPU1 to take a sample on a regular basis, convert that sample to a digital representation, and store the data word in intermediate memory. The flow diagram is shown in Fig. 22.

The routine starts with the input of the number of blocks to be taken during the sampling interval. The variable is named TOTD. The select signal is the least significant bit of TOTD, which alternates between "0" and "1" as TOTD is decremented. If TOTD is zero, the sampling is to be continuous, no non-sampling interval. The page and address are initialized. The first address is 111111111111, FFF hexidecimal, and the last audice 000 hex. The select and page number is output to the memory. A wait state is entered for the sampling period to be completed. At the end of the sampling period the counter overflows from 255 to 0






Fig. 22. con't.

and interrupts to the counter interrupt service routine signaling for a start conversion. The wait state is reentered for the conversion to be completed. When the conversion is completed the external interrupt is asserted, and the interrupt service routine stores the data. The number of samples taken on that page is tested, and if not yet 256, the routine returns to the wait state for the end of the next sampling period. If the page is full the routine checks for a full block, 16 pages. If the block is not full, the page number is advanced with the same select; and the wait state is entered for the next sampling period. If the block is full, the select is changed by decrementing TOTD; and CPU2 is reset to dump the block just filled to the data recorder. The first page of the new block is established, and the wait state is entered for the next sampling period. If TOTD is decremented to zero, the flag is tested. If the flag is not set, a wait state is entered for CPU2 to complete the dump on the last block, then the non-sampling interval timer is triggered shutting down CPU1 and the intermediate memories. If TOTD was originally zero, the flag is set; and the routine continues to obtain data as in the previous block changes.


B. THE WRITE TO TAPE ROUTINE

The write to tape routine controls CPU2. It directs data to be taken from the intermediate memories and written to the data recorder. The routine has three parts: the

initialization, the write to the data recorder, and the shut down. The flow diagram is shown in Fig. 23.

When the system is first powered up before being placed on the ocean floor, the registers storing the track and block count are cleared to zero. This flags the first write. The routine starts with the input of the track and block count after being reset by CPU1. If this is zero, track one is selected; and the block count is initialized to 606. tape which has been preset to its physical beginning, is advanced to 4.8 inches beyond the load point hole, see Fig. 3. If the input is not zero, the current track is set; and the tape is run in the reverse direction until data detect becomes true. This point is the end of the previous block. The tape is then stopped. The direction is set for forward and started again. When the data detect goes false, the tape is stopped. From this position the tape is prepared for the block of data to be written. This reverse run insures the tape is positioned immediately after the previous block and is properly tensioned to improve recording performance.

The writing to the data recorder begins with write enable being set true. The tape is started in the forward direction and the 1.2 inch inter-block gap is passed. At the end of the interblock gap, the 39 "0's" and the "1" of the preamble are written to the tape. Twenty-two instruction cycles after the "1" is input to the shift register, the







Fig. 23, con't.






Fig. 23. con't.


first data word from the intermediate data memory is written to the shift register, with another data word written each 24 instruction cycles thereafter. When the last word has been written to the tape, the string of 39 "0's" are written and the tape stopped. The data recorder is deselected and the write enable is set false.

The shut down section decrements the block count and tests for zero. If it is not zero, the new block count and the present track are stored, and CPU2 and the data recorder are shut down. If the block count is zero, the track is advanced; and 606 is written to the external storage. The data recorder and CPU2 are then shut down. If this is the last block recorded on track four, the data recorder is full. To flag this condition all "1's" are written to the track and block count registers.

C. THE DATA RECONSTRUCTION ROUTINE

The data reconstruction routine controls CPU1 in the reconstruction of the data collected. The routine commands CPU2 to fi-1 alternating blocks of intermediate memory and sequences CPU1 through this data providing it to the D/A. The flow diagram is shown in Fig. 24.

The routine begins by inputting the number of blocks per sampling interval (TOTD). Again, if TOTD is originally zero the data is taken continuously. A select is output, and CPU2 is reset to fill that block of intermediate memory.







Fig. 24. con't.


When the block has been filled, select is changed, CPU1 begins the reconstruction of the data, and CPU2 is reset to fill the alternate block of intermediate memory. CPU2 is reset each time CPU1 changes select. This sequence allows a continuous flow of data to the D/A. The data can be reconstructed as fast as 8000 times the original data acquisition rate.

TOTD is decremented and tested at the end of each block. If found to be zero, CPUI activates an audible or visual signal to indicate the sampling interval has elapsed and enters a loop waiting for a manual reset to start the routine from the beginning. If TOTD was originally zero the reconstruction operation continues without activating the signal. This manual reset allows the operator an opportunity to make any adjustments necessary.

D. THE READ FROM TAPE ROUTINE

The read from tape routine controls CPU2 and the data recorder. The routine causes the tape to be read and the data written to the intermediate memory. As with the write to tape routine, the program is broken into three blocks: the track initialization, the read from tape, and the shut down. The flow diagram is shown in Fig. 25. All three parts are very similar to the corresponding parts of the write to tape routine. Only the differences will be discussed.








Fig. 25. con't.

The only change in the track initialization routine is there is no nord for the reverse run since the power is never removed from the data recorder.

When the track has been initialized at the beginning of the track or between two blocks, the tape is started in the forward direction. The preamble synchronizes the MFM decoder and the one of the preamble starts the shift register. When the one is shifted into the fifth bit of the shift register, the program and the shift register are synchronized. Thirteen instruction cycles later the first data word of the block is written to the intermediate data memory. Every 24 instruction cycles thereafter, the next data word is written to the data memory, filling the remaining 4095 locations.

At the end of the read cycle the data recorder is stopped. The track and block count are tested and the track changed if necessary and stored in the internal registers. The routine enters a loop waiting for TO to go low, as directed by CPUI, to read the next block.

VI. TEST AND EVALUATION

All software intended for the final verion of the design was programmed into an INTEL Prompt 48 development system. Input and output control signals were tested. Output signals were connected to light emitting diodes (LED's). All four routines were tested and debugged. All performed as intended.

The test circuit was restricted to an eight bit version of the data acquisition circuit without a data recorder. Control signals intended for the data recorder were demonstrated by turning on and off LED's. The intermediate data memories were made up of two 1 K by four bit static RAM circuits. This restricted the intermediate memory to four pages. The input data was an arbitrary bit pattern input directly to each intermediate data memory individually. The two bit patterns were made different to distinguish between the two memories and to demonstrate the memories were being alternated between read and write cycles. The circuit was connected on two boards from TTL and MOS components. The two processors were two INTEL Prompt 48 development systems. The software was only modified to conform to the eight bit data and the requirements of the Prompt 48's.

The data acquisition system was stored in the Prompt 48 designated CPU1. The event counter was triggered by an

external square wave input. To demonstrate that the data was written to the intermediate memories and could be read and converted to a serial bit stream, the Prompt 48 designated CPU2 was programmed to continuously read the memory that was available to it.

The output of this test circuit demonstrated that the two memories were being alternated as intended. The data was input and written to the proper memory by CPU1. CPU2 was triggered and read the available memory. The data read from the memory, was input to the shift register and output serially. The serial output was fed into the MFM encoder and properly encoded.

VII. FINAL TEST PROPOSAL

The complete design can be constructed and tested when the DEI data recorder described in this thesis is available. With the data recorder, the system should be implemented with the components described in this thesis. The data obtained previously from the current analog system can be used as the input data to the digital system. The spectrum obtained from the output digital system can then be compared with the spectrum obtained from the analog system. This comparison can be used to determine if the digital system is performing as intended.

VIII. CONCLUSION

The purpose of this thesis was to develop a digital data acquisition system for use in the study of the earth's magnetic field. The device described in this thesis could perform this function on the ocean floor; and, with minor modification to the hardware and software, the system could be connected to a radio transmitter for use at remote land sites instead of being connected to the data recorder. Two areas require additional attention.

First, the power supplies and power switching system are the most important areas requiring attention. The final development of the power system described in Section IV.C. has not been realized. This system is needed for the final implementation of the acquisition system.

Second, the temperature test of the DEI 3400 Funnel data recorder will be required prior to final implementation of the design. If the data recorder is not able to withstand the temperature extremes encountered on the ocean floor, the data recorder control hardware and software must be modified to accommodate a different data recorder.

The data acquisition system described in this thesis is a viable alternative to the current analog acquisition system used in the geomagnetic field study to date. Alternative CMOS microprocessors are available, however, the CMOS version of the INTEL 8048 single chip microcomputer appears to provide the best means of implementing the concept due to its capabilities. Further development of this system is recommended.

APPENDIX A

Extracted from Product Specification Series: CMTD-3400 S2
Drive 6400 BPI

Specification Summary

Details for each item below can be found in the body of this specification.

PARAMI	ETER	VALUE
Ι.	DATA: TRANSFER RATE CAPACITY, UNFORMATTED CAPACITY, FORMATTED (8K BYTE BLOCK) RECORDING FORM RECORDING CODE HEAD FORMAT NUMBER OF RECORDED TRACKS RECORDING DENSITY DATA RELIABILITY SOFT ERROR RATE HARD ERROR RATE	192 x 10 ³ BITS/SEC 17.3 x 10 ⁶ BYTES 15.2 x 10 ⁶ BYTES HEAD UP FROM BOT (ANSI) MFM READ WHILE WRITE WITH ERASE FOUR 6400 BITS/IN < 1 ERROR IN 10 ⁸ BITS < 1 ERROR IN 10 ¹ BITS
II.	MOTION: SPEED, READ WRITE SPEED, SEARCH REWIND SPEED VARIATION, SHORT TERM SPEED VARIATION, LONG TERM START/STOP PERIOD START/STOP DISTANCE @ READ WRITE SPEED @ SEARCH REWIND SPEED	30 IN/SEC 90 IN/SEC +3%
III.	POWER: SERVO OTHER DISSIPATION: TYPICAL MAXIMUM	+24 +15% @ SA T1 +5 +4% VDC @ 1.6A TYP 18 WATTS 69 WATTS
IV.	PHYSICAL: * OVERALL WIDTH X HEIGHT X DEPTH WEIGHT SIGNAL I/O MATING CONNECTOR POWER I/O MATING CONNECTOR	6.96 x 4.25 x 5.72 INCHES 4.2 LBS 3M: 3425-3000 CANNON: 121-7326-10843 AND CANNON: 121-7326-702 WITH CONTACTS 11-0238-0091, KEYS 225-7301-003

ENVIRONMENT: OPERATING TEMP STORAGE TEMP RELATIVE HUMIDITY

6 TO 45°C -30 TO +60°C 20 TO 80% RH

VI. MACHINE RELIABILITY: MEAN TIME BETWEEN FAILURES > 3000 HOURS MEAN TIME TO REPAIR

₹1.0 HOURS

ELECTRICAL SPECIFICATIONS

Power Supply Requirements

The voltages and corresponding current requirements for the Drive are listed in the below table.

POWER	DRIVE POWER			CURRENT REGUIREMENTS IN AMPERES (TOUERANCES INCLUSE RIPPLE						
POWER	DISSIP			+24VD0	= 15t	-24700	± 152	+6¥0C	-52-32	
		TIS	OPERATING_	AMF	PS	AMP	AMPS		AMPS	
DRIVE TYPE	TYP.	MAX.	CONDITIONS	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
BASIC MODEL	! . 15	53	1 2 3 4	0.1 0.1 0.9 1.6	0.1 0.1 1.7 3.1	0.2 1.0 J.2 1.7	0.3 1.9 0.3 2.5	0.4	0.9	
BASIC MODEL WITH A CONTROL BOARD	17	67	1 2 3 4	0.1 0.1 0.9 1.6	0.1 0.1 1.7 3.1	0.2 1.0 0.2 1.7	0.3 1.9 0.3 3.5	1.0	1.8 2.0 2.0	
BASIC MODEL WITH A CONTROL AND CODEC 30ARD	18	6 9	1 2 3 4	0.1 0.1 0.9 1.6	0.1 0.1 1.7 3.1	0.2 1.0 0.2 1.3	0.4 2.0 0.4 3.5	1.3	2.6	

*Operating Conditions:

1. No tape motion, no write current.

Forward tape motion at 30 or 90 ips (includes writing conditions at 30 ips).

3. Reverse tape motion at 30 or 90 ips (no write current).

4. Start/Stop Periods: 30 ips 25/26 mSec., 90 ips 71/74 mSec.

General:

- All voltages measured at drive power connector.

- The ramp period current peaks do not occur simultaneously. A defective cartridge can extend ramp current periods.

Assumption for power dissipation calculations:

Typical: Nominal voltages and typical currents, 2 starts and 2 stops per second, and running 50% of the

remaining time.

Maximum: Nominal voltages and maximum currents and 17

starts and 17 stops per second.

Interface Requirements for Basic Model Drives

Control and Status Interface

The interface between the Drive and the controller is single ended, TTL compatible, except for the data signals.

All input and output lines except data are defined as true low (0 to .8 VDC), and all Drive output lines are driven by an open collector or tri-state driver (25 ma maximum sink current). Input lines into the Drive supply various 74XX gates.

Proper line termination is required and subject to the exact cable used.

Data Signal Interface

The data signals, (Read Data and Write Data), are differential type. The Read Data signals (RDA+, RDA- and DAD+, DAD-) are driven by a SN 75110, or similar differential driver and the Write Data signals (WDA+, WDA-) are received by a differential receiver type LM 360 or similar. The data signal are designed for balanced transmission line operation and line termination within the Drive is optional.

The signal specification voltage swing shall be at least +50 mv but shall not exceed +3v, assuming a properly terminated line is being driven/received. The current to be sourced by the driver is 6.5 tl 15 ma/leg. The recommended termination will vary with the characteristic impedence of the cable as used. The maximum signal rise or fall time is 50 nsec.

Tape Motion, Starting and Stopping

The start distance is defined as the period from application of the state (either forward or reverse) command to when >95% of final long term speed is reached, exclusive of short term speed changes. For values of start distances, refer to the below table.

The minimum stopping distance shall always be greater than the maximum starting distance for 30 ips. An interrecord gap of 1.2 inches (3.048 cm) shall be achievable for 30 ips. A delay of 33 x 10^{-3} sec is required during writing to assure a minimum 1.2 inch interrecord gap. The delay is starting at the beginning of the Forward command.

The stop distance is the actual tape distance traveled during the stop period. During the stop period, which begins when the Drive motion is set false, the tape shall stop.

NOMENAL			DISTANCE			
SPEED IN./SEC. (CM/SEC.)	CONDITION o	PERIOD (10 ⁻³ SEC.	MIN. IN. (GM)	(CM)	MAX. IN. (GM)	
30	STARTING	25	.280	.300 (.752)	.316 (.503)	
(76.2)	STOPPING	26	.378 (.9 o ù)	.405 (1.209)	.525	
20	STARTING	71	2.701 (6.300)	2.970 7.644)	3.201 (8.130)	
(213.6)	STOPPING	74	2.792 (7.092)	1,420 (8,537)	4.388 (10.13)	

INTERFACE DESCRIPTION

I/O Signals for Basic Model Drives

Input Signals

SL2-, SL1-:

Up to two Drives can share a common buss; drive is selected by either signal depending on internal address which must be specified. The Drive will not return status nor accept commands unless selected, except as specified below.

WEN-:

When true, shall enable the writing and erasing functions for the selected track. The writing and erasing processes shall occur only if the cartridge is in the unprotected state (not safe). This signal will remain set after deselection. This signal should not be reset until the drive has stopped. This signal should be set prior to drive motion. At least 2 milliseconds should be allowed between the reset of Write Enable and the changing of the track select signals.

WDA-, WDA+:

This signal will modulate the write head to produce a recorded wavefor- on tape when WEN- is true and the cartridge is in the unprotected state (not safe). This signal shall continue to modulate the write head if WEN is set and the cartridge is not protected independent of the drive selection.

To change to a WDA+=H, WDA-=L state shall cause a comparable change to be made on the RDA signal lines when read back.

The minimum clock period for data input should not allow the nominal resultant number of flux reversal from exceeding 6400 per inch (2520 flux reversal/cm).

FWD-:*

Causes forward tape motion; the speed is set by the High Speed signal.

REV-;*

Causes reverse tape motion; the speed is set by the High Speed signal.

HSP-:

Causes the tape to move at High Speed in the direction set by FWD or REV.

TR2-, TR1-;

Track select address: a binary number, (true low), in the following form:

21 20

Where 2^1 is TR2- and 2^0 is TR1-.

The track selection is decoded as follows:

ANSI Track Number	TR2- 2 ¹	TR1- 2 ⁰
1	Н	<u>t</u>
2	, L	Н
3	l L	
4	Н	т н

*: Simultaneous FWD & REV = True shall not cause damage to the drive but tape motion resulting is unpredictable.

The track selection will select all heads for a given track (i.e., erase, write, and read). The last track selection shall be stored within the drive even after deselection by the controller.

Output Signals

FIP-:

The cartridge installed sensed by CIP is protected, i.e., cannot be written on under any operational conditions.

BLB-:

Power is applied to Drive (+5VDC present) and sensor bulb is drawing current (is on).

LTH-, UTH-:

Either upper (UTH) or lower (LTH) hole has been sensed. These signals are true for period of sensor activity (>100 µsec.) only,

CIP-:

Cartridge is installed in Drive.

RDA+, RDA-:

This signal is a replica of the WDA data written onto the tape except as specified herein.

The read signal is always available. The read signal lines should only be examined for valid data when DAD is true (low).

DAD+, DAD-:

This signal, Data Detected, will indicate that the Read Data signals are valid for the particular mode of operation. The Read Data signals should be only examined when DAD is true. DAD will go true <16 $\mu sec.$ after the first valid data transition is read from tape. This will remain true if at least two data transitions which exceed the threshold criteria are read from tape in the 16 $\mu sec.$ period.

The DAD signal will remain true for up to $62~\mu sec.$ after the last data transition is read from a block, (the data transitions which have met the threshold criteria).

The DAD true state shall be DAD+ = High, DAD- = Low.

POWER - SIGNAL PIN ASSIGNMENTS

Power Connections

The power pin assignments for all Drive configurations are shown in the below table. Additional power connections for Drives with control and Codec Boards are shown in the next table.

Power Supply Pin Assignments

Pin *	Signal	From	Cominents
;	M.N.C.	N.A.	Keying Plug
2	V?4+	Power Supply	+247 JC
3	V24-	i Power Supply	-24VDC
4	M.N.C.	N.A.	i Keyina Plug
5	SCOM	Power Supply	Servo Common
. 6	√5+	1 Power Supply	+5∨DC
7	LCOM	Power Supply	Logic Common
8	CCOM	Drive	Chassis Common
9	M.N.C.	N.A.	
10	V24+	Power Supply	+24VDC
11	V24-	Power Supply	-24VDC
12	M.N.C.	N.A.	Keying Plug
13	SCOM	Power Supply	Servo Common
14	V5+	Power Supply	+5\^DC
15	LCOM	Power Supply	i Lagic Common
16	CCOM	Drive	Chassis Common

Signal - Pin Assignments for Basic Model Drives

			į
Pin "	Signai	From	Comments
1	SLC-	Controller	Select Unit 2
3	5 L'-	Controller	Select Unit 1
5	FIP-	Drive	File Protected
7	BLJ-	Drive	Bulb
9	LTH-	Drive	Lower Tape Hole
11	CIP-	Drive	Cartridge in Place
13	UTH-	Drive	Upper Tape Hole
15	RDA+	Drive	Read Data 1
16	RDA-	Drive	Read Data 2
17	LCOM	Drive	Logic Common
19	DAD+	Drive	Data Detected 1
20	DAD-	Drive	Data Detected 2
21	rcow	Drive	Logic Common
23	TRI-	Contro!ler	Track 2 ^U
25	TR2-	Controller	Track 2 ¹
27	M.N.C.	N.A.	
29	WDA+	Controller	Write Data 1
30 ,	WDA-	Controller	Write Data 2
31	WEN-	Controller	Write Encble
33	M.N.C.	N.A.	1
35	FWD-	Controller	Forward
37	REV-	Controller	Reverse
39	HSP-	Controller	High Speed

Notes:

- 1) All not listed (2N \leq N \leq 20) signal lines are the returns or grounds.
- 2) Maring connector is 3M Co. Part Number 3417-3000 or equivalent.
- 3) The above refers to Drives without a control board; connections are made directly to interconnect card.
- 4) M.N.C. Make no external connection.

APPENDIX B

DATA ACQUISITION ROUTINE

	DATA OR	L B	
ADDRESS	INSTRUCTIO	N L MNEMONIC	COMMENT
C D E F 11 12 14 15 16 18 1A 1B 1C 1D 1E 20 21 22	05 25 85 A5 B5 9ABF 09 9615 95 AB 89FF 8AFF 27 A8 62 45 BC10 CC FB 47 53F0 43E0	ENI EN TLNT I CLR F0 CLR F1 CPL F1 ANL P2, #BFH IN A.P1 JNZ D CPL.F0 MOV R3, A ORL P1, #FFH URL P2, #FFH CLRA MOV R0, A MOV T, A STRT CNT MOV R4, #10H DEG R4 MOV A, R3 SWAP A ANL A, #FOH URL A, #FOH	ENABLE EXTERNAL INTERRUPT ENABLE COUNTER INTERRUPT CLEAR F0 CLEAR F1 SET F1=1 ENABLE TOTD INPUT INPUT TOTD IF NOT ZERO JMP IF ZERO SET CONTINUOUS FLAG STORE TOTD IN R3 RESET P1 RESET P2 INITIALIZE ADDRESS ANT COUNTER START COUNTER INITIALIZE PAGE GET PAGE COMBINE PAGE TMP SELECT
28 29 2B 2C 2D	4C 39 7629 B5 F8 9629 FC 9620	URL A,RY OUT2 P1,A DJF1 D LLP F1 MOV A,R0 JNZ D MOV A,R4 JNZ D	OUTPUT PAGE AND SELECT WAIT LOOP RESET FLAG TEST ADDRESS IF NOT END OF PAGE JMP IF END OF PAGE TEST FOR END OF BLOCK IF NOT END TMP
34 36 38	9ADF BD00 BE08 ED38 EE38 8AFF CB B61E	ANL P2, #DF MOV R5, #00H MOV R6, #08H DTNZ R5, DTNZ R6, ORL P2, #FFH DEC R3 JFO	
41 42 44 46 48	FB 961E 9A7F 8AFF		JUMP TEST FOR END OF INTERVAL IF NOT END TMP IF END RESET TIMER AND SHUT DOWN

ADDRESS	DATA OR INSTRUCTION	L B L MNEMONIC	COMMENT
		COUNTER INTERRU	PT SERVICE ROUTINE
	9ADF 8AFF 93	ANL P2,#DFH ORL P2,#FFH RETR	START CONVERSION
		EXTERNAL INTERR	UPT SERVICE ROUTINE
56 57 58 59	90	DEC RO MOVX,GRD,A CLR F1 RETR	SET ADDRESS STORE DATA CLEAR WAIR FLAG
83	91	RETR	

WRITE TO TAPE ROUTINE

WRITE TO	TAPE ROUTINE		
	DATA OR I		20) P (T) (T)
ADDRESS	INSTRUCTION I	LMNEMONIC	COMMENT
10	85	CLR FO	CLEAR FLAG 0
	A 5	CLR :1	CLEAR FLAG 1
12	05	ENI	ENABLE EXTERNAL INTERRUPT
	BA10	MOV R2,#10H	INITIALIZE PAGE
15	B8FF	MOV RO. #FFH	INITIALIZE PAGE INITIALIZE ADDRESS
17	9AFB	ANL P2, #FBH	ENABLE READ FOR TRACK &
	01112	142 12, 121	BLOCK CNT
19	09	IN A,P1	INPUT BLOCK COUNT (BLK
13	0.5	11 A,11	CNT)
1 1	1.0	MOV R1,A	STORE IN R1
1A	A9	MOV RI,A	
	C61E	JZ 500	IF ZERO JUMP
	95	CLP RO	IF NOT ZERO FO=1
1E	0A 5 1	DD 1NA, P2	INPUT TRACK & MSB OF BLK
		#	CNT
	53F0	ANL A, #FOH	ZERO LOWER FOUR BITS
	8AFF	URL P2, #FFH	RESET PORT2
	89FF	URL P1, #FFH	RESET PORT1
25	AC	MOV R4,A	STORE TRKEMSB OF BLK CNT
		_	1NR4
26	F247	JB7 (100)	JMP IF MSB OF BLK CNT IS 1
28	9656	JNZ (600)	JMP IF TRKEBLK CNT IS NOT
			ZERO
2A	B656	JFO 600	JMP IF FO SET FROM 1D ABOVE
2C	9AEF	ANL P2, #EFH	IF ZERO SET TRK 1 FOR STOP
	99EF	ANL P1.#EFH	AMD SELECT DATA REWRDER
	9A6F	ANL P1, #EFH ANL P2, #GFH	START TAPE FORWARD
		OCLR F1	CLEAR F1 FROM INT ROUTINE
		DJT0 (101)	WAIT FOR UPPER TAPE HOLE
35	7632	JF1 200	JMP IF F1 IS SET FROM INT
33	1032	311 QUY	ROUTINE
37	DD 7 0	MOV D7 #70H	
	BB70	MOV R3,#70H	
	BEOO	MOV RG,#00H	FROM LOAD POINT HOLE
		D DJNZ R6, (02)	
	EB3B	DJNZ R3,102	aman mine
	8ACF	URL P2,#CFH	STOP TAPE
	BCAF	MOV R4, #AFH	STORE TRK1&MSB OF BLK CNT
43	B95E	MOV R1, #5EH	STORE BLOCK COUNT
45	0468	JMP (105)	JMP TO (105)
47	D2F3 Q1	00 JB6 (118)	IF NOT ZERO FROM INPUT TEST
49	00	NOP	FOR B7&B6 SET FOR END FLAG
4 A	00	NOP	IF SET JMP TO "END" (118)
4 B	F9	MOV A,R1	GET BLK COUNT
4 C	D35F	XRL A <u>#</u> 5EH	TEST FOR FIRST WRITE OF TRK
4E	9656	JNZ 600	IF NOT FIRST WRITE TMP TO
			600
50	FC	MOV A,R4	IF FRST WRITE GET TRK

	DATA OD	L	
ADDRESS	DATA OR INSTRUCTION	B ON L MNEMONIC	COMMENT
51 53 54 56	43CF 3A 0468 FC	URL A, #CFH OUTL P2, A TMP 105 600 MOV A, R4	SET FOR STOP OUTPUT TO DATA RECORDER TMP TO 105 IF NOT FIRST WRITE OF
57 59	43CF 3A	URLA, #CFH OUTL P2,A	TRK GET TRK AND SET FOR STOP OUTPUT TRK TO DA.A
5C 5E 60 62 64 66 68 6A 6C 6E 70	9ABF 465C 8ACF 9A7F 5662 8ACF BD60 997F 9A7F BB21 BE00 EE70 EB70 9AF7	ANL P2, #BEH 106 JNT1 100 URL P2, #CFH ANL P2, #7FH 107 JT1 07 URL P2, FCFH 105 MOV R5, #60H ANL P1, #7FH ANL P2, #7FH MOV R3, #21H MOV R6, #00H 108 DTNZ R6, 108 DTNZ R3, 108 ANL P2, #F7H	SET MASK FOR WEN-&PAGE SET WRITE ENABLE(WEN-) START TAPE FORWARD WAIT FOR 1.2" INTER BLOCK GAP TO GO BY
78 7A 7C	8AFF BB40 EB7A 99DF BB02 EB8D	URL P2,#0FH MOV R3,#4DH 109 DENZ R3,109 ANL P1,#DFH MOV R3,#02H 110 DJNZ R3,110	ENCODER RESET TRIGGER WAIT FOR PREAMBLE "0's" TRIGGER PREAMBLE "1" DELAY 12 INSTRUCTION CYCLES FOR 1 TO SHIFT
85 86 87 89 8A	B3 00	MOV A, R5 XRL A, R2 OUTL P1, A MOV A, #8A JMPP @A 11 NOP	THRU GET PAGE GET MASK COMBINE PAGE AND MASK OUTPUT PAGE WRITE TO SHIFT REGISTER DELAY INSTRUCTION CYCLES
8B 8D 8F	BB01 EB8D E886	MOV R3,#01H 112DTNZ R3, 112 DTNZ R0, 1	DEC ADDRESS IF NOT ZERO JMP 1
91	80	MOVX A,@RO	IF ZERO GET LAST ADDR OF
92 94	0494 C8	JMP 112 113 DEC RO	PAGE DELAY INITIALIZE ADDRESS FOR NEW PAGE

	DATA OR		
ADDRESS	INSTRUCTI	ON L MNEMONIC	COMMENT
95 96 98	FA 9682 BB4D	MOV A R2 JNZ (2) MOV R3,#4DH	TEST FOR LAST PAGE IF NOT LAST PAGE JMP TO 2 IF LAST PAGE ALLOW POSTAMBLE
A0 A2 A3 A4 A6	EB9A 8ACF 897F 89FF C9 F9 96F3 F6 F2AE D2B3	URL P2, #CFH URL P1, #7FH URL P1, #FFH DEC R1 MOV A.R1 JNZ 118 MOV A.R4 JB7 400 JB6 401	STOP TAPE DELECT DATA RECORDER DISABLE WRITE (WEN-) DECREMENT BLOCK COUNT GET BLK CNT IF NOT ZERO JMP TO 18 IF ZERO GET MSB OF BLK CNT IF BO IS SET JMP TO 400 IF B8 BUT NOT B9 SET JMP
A0 AD	04B7 D360	JMP (17) 400 XRL A,#COH	TO 40 IF TRK IS FULL JMP TO 117 IF B9 IS SET CLEAR B9 & SET B8
AF	AC	MOV R4,A	STOP NEW BLOCK CNT W/VLD
B0 B2	04F3 533F	JMP (118) 40D ANL A,#3FH	JMP TO 118 IF B9 NOT SET & B8 SET
B4 B5 B7	AC 04F3 B2C1	MOV R4.A JMP (118) (117) JB5 (120)	CLEAR B8 STORE NEW BLK CNT W/OLD TRK JMP TO 118 IF TRK FULL TEST TRK
	92CD BCBF B95E 04D1 92C9 BC9F B95E 04D1 BCFF 04F3 BC8F B95E 99EF F6 43CF 3A 99AF 9ABF BB20	JB4 130 MOV R4, #BFH MOV R1, #5EH JMP 12D 120 JB4 119 MOV R4, #9FH MOV R1, #5EH JMP 12D 119 MOV R4, #FFH JMP 118 130 MOV R4, #8FH MOV R1, #5EH 12D ANL P1, #EFH MOV A, R4 URL A, #CFH OUTL P2, A ANL P1, AFH ANL P2, BFH MOV R3, #20H	CODE FOR NEW TRK IF TRK 3, SET TRK 4 AND NEW BLOCK COUNT JMP 12D REWIND TEST FOR TRK 1 IF TRK1, SET TRK2 AND NEW BLOCK COUNT JMP 12D REWIND IF TRK 4 SET FLAG FOR END OF TAPE AND JMP TO STORE IF TRK 2, SET TRK 3 AND NEW BLOCK COUNT SELECT DATA RECORDER GET TRK SET FOR STOP OUTPUT TRK TO DATA RECORDER SET FOR HIGH SPEED START REWIND WAIT FOR EARLY WARNING
DD	EBDD	(22) DJNZ R3,(122)	HOLE TO PASS

ADDRESS	DATA OR INSTRUCTI	L B ON L MNEMONIC	COMMENT
E3 E5 E7 E9 EB ED EF F1 F3	36DF 8ACF 89EF 9A7F 36E7 BB7D BEOD EEED EBED 8ACF 89FF	123 JTD 123 URL P2, #CFH URL P1, #EFH ANL P2, #7FH 124 JTO 124 MOV R3, #7DH MOV R6, #00H 125 DJNZ R6, 125 DJNZ R3, 125 URL P2, #CFH 118 URL P1, #FFH	DISABLE HIGH SPEED START TAPE FORWARD WAIT FOR LOAD POINT HOLE ALLOW FOR 4.8" TO PASS AFTER LOAD POINT HOLE STOP TAPE DESELECT DRIVE
F7 F9 FA FB FC FE FF 101 103	8AFF 9AFD F9 39 FC 53F0 3A 9AF5 89FF 8AFF	URL P2, #FFH ANL P2, #FDH MOV A, R1 OUT2 P1, A MOV A, R4 ANLA, #FDH OUTL P2, A ANL P2, #F5H URL P1, #FFH URL P2, #FFH ANL P2, #FEH	OUTPUT BLOCK COUNT TO P1 GET TRK MASK LOWER 4 BITS OUTPUT TRK TO P2
120	3642	INTERRUPT SERVI	CE ROUTINE JMP IF UTH NOT PRESENT
22 24 26 28 2A 2C 2E 30 32	9226 823E 8AL0 8940 9A7F 2300 EE2E 3630 BB7D BE00 EE36 EB36	JB4 101 JB5 102 101 URL P2, #COH URL P1, #40H ANL P2, #7FH MOV R6, #10H 104 DJNZ R0, 104 105 JTO 105 MOV R3, #7DH MOV R6, #00H 106 DJNZ R6, 100 DJNZ R3, 100	IF TRK 2 OR 4 JMP IF TRK 1 JMP IF TRK 2,3 OR 4 STOP TAPE DESELECT HIGH SPEED START TAPE FORWARD WAIT FOR 130T HOLES TO
3A 3C 3E 3F 40 42 44 46	8AC0 247E A5 B5 247E 8AC0 B24E 925A BCBF	URL P2, #COH JMP (20) 102 CLR F1 CPLF1 JMP (20) 00 URL P2, #COH JB5 (20) JB4 (30) MOV R4, #BFH	STOP TAPE JMP TO RETURN SET F1 JMP TO RETURN STOP TAPE IF END OF TRACK TEST TRK CODE IF TRK3 SET TRK4 AND

	DATA OR	L B	
ADDRESS		ON L MNEMONIC	COMMENT
54 558 558 555 561 668 668 668 772 776 776 776	B95E 245E 4256 BC9F B95E 245E BCFF 245E BC8F B95E FC 43CF 3A 99AF 9ABF BB20 EB68 366A 8ACF 897F 9A7F 3672 BB7D BE00 EE78 EB78 BALF 93	MOV R1, #5EH JMP (12) 120 JB4 (119) MOV R4, #9FH MOV R1, #5EH JMP (12) 119 MOV R4, #FFH JMP (12) 130 MOV R4, #8FH MOV R1, #5EH 120 MOV A, R4 URLA, #CFH OUTL P2, A ANL P1, #AFH ANL P2, #BFH MOV R3, #20H 122 DJNZ R3, 122 123 JTO (123) URL P2, #CFH URL P1, #7FH ANL P2, #7FH 124 JTO (124) MOV R3, #7DH MOV R6, #00H 125 DJNZ R6, (125) DJNZ R3, (125) URL P2, #LFH 126 RETR	- BLOCK COUNT JMP TO REWIND IF TRK1 SET TRK2 JMP TO REWIND IF TRK4 SET END OF TAPE FLAG & JMP TO REWIND -FF TRK2 SET TRK3 AND BLOCK COUNT GET TRACK OUTPUT WITH STOP SELECT HIGH SPEED START REWIND WAIT FOR EARLY WARNING HOLE TO PASS WAIT FOR LP HOLE STOP TAPE DESELECT HIGH SPEED START TAPE FORWARD WAIT FOR LOAD POINT HOLE ALLOW 4.8" AFTER LP HOLE STOP TAPE RETURN
7F	<i>J J</i>	129 KLTK	KB1 ORV

D/A ROUTINE

D/A ROUTINE				
•		L		
DATA OR B				
ADDRESS	INSTRU	CTION L MNEMONIC	COMMENT	
A C D E 10 11 13 15 17 19 1A 1B	9ABF 09 AB 9611 B5 89FF 8AFF B800 B61D FB 47 43EF 39	AN2 P2,#BF H IN A,P1 MOV R3,A JNZ 90 CPL F1 QURL P1,#FFH URL P2,#FFH MOV R0 #00H	ENABLE INPUT OF TOTD INPUT TOTD STORE IN R3 IF NOT ZERO JMP IF ZERO SET CONTINUOUS FLAG RESET P1 RESET P2 INITIALIZE ADDRESS INITIALIZE PAGE GET TOTD SET TOTD'S SLB FOR SELECT TO MUX	
		ANI P2 #DFH	TRIGGER CPUZ FOR FIRST	
24 26 28 2A 2C 2E 2F 31 32 33 34	9ADF BD08 EE22 ED22 8AFF BD19 EE2A ED2A 85 BC10 CB FB 47 53F0 43E	DJNZ R6 110 DJNZ R5 110 CLR F0 MOV R4,#10H DEG R3 MOV A,R3 SWAP A ANL A,#FOH URL A,#EOH	LOAD DELAY FOR CPU2 TO GET STARTED RESTORE RESET WAIT FOR FIRST WORD TO BE COMPLETE CLEAR NEW LOAD FLAG	
3A 3B	AF CC FF 4C 39 B650 FC D30E 964A 8AFF 95 00 0455 9ADF 00	MOV R7, A DEC R4 MOV A, R7 URL A, R4 OUTL P1, A JFO 170 MOV A, R4 XRL A, #OEH JNZ 160 URL P2, #FFH CPL F0 NOP JMP 1 160 ANL P2, #DFH NOP NOP	GET NEW PAGE COMBINE PAGE AND SELECT OUTPUT PAGE AND SELECT JMP IF NEW LOAD FLAG SET CHECK ON PAGE COMPLETE AFTER TRIGGER TO CPU2 IF NOT GO TO RESET OF CPU2 IF ONE PAGE HAS PAST RESTORE RESET & SET NO LOAD FLAG RESET CPU#2	

ADDRESS	DATA OR INSTRUCTIO	L B ON L MNEMONIC	COMMENT
4E 50	0455 00	JMP (1) (70 NOP	START D/A CYCLE DELAY
51 53 55	BE04 EE53 C8	MOV R6, #04 180 DJNZ R6, 180 LDDEC R0	GET ADDRESS
56 57	80 F8	MOVX A, @RO MOV A, RO JZ 200	1-D/A TEST FOR END OF PAGE
58 5A 5C	CG60 BE14 EE5C	MOV R6, #14H 220 DJNZ R6, 220	IF NOT END DELAY
5E 60	0455 FC	JMP (1) 200 MOV A, R4 JZ (210)	JMP FOR NEXT D/A TEST FOR LAST PAGE IF LAST PAGE JMP
61 63 64	CG6A 00 BE09	NOP MOV R6,#09H	IF NOT LAST PAGE DELAY
66 68 6A	EE66 0439 00	230 DJNZ R6, (230) JMP (2) 210 NOP	JMP FOR PAGE RACE IF LAST PAGE DELAY
6B 6D	BE03 EE6D	MOV R6, #03H Q40 DJNZ R6, Q40	TEST FOR LAST BLOCK
6F 70 72	FB 962E 762E	MOV A, R3 JNZ (3) JF1 (3)	IF NOT LAST BLOCK JMP IF LAST BLOCK
74 76	99BF 0476	ANL P1 #BFH 250 JMP 250	SET SIGNAL WAIR FOR RESET.

READ FROM TAPE

KLAD I KO	MIALL	_	
	DATA OR	L B	
ADDRESS	DATA OR INSTRUCTIO	ON L MNEMONIC	COMMENT
8 9 B D F 11 13 14 16 18	05 BA10 B800 BDE0 BCAF B95E FC 43CF 99EF 3A	ENI MOV R2,#10H MOV R0,#00H MOV R5,#E0H MOV R4,#AFH MOV R1,#5EH MOV A,R4 ORLA,#CFH ANL P1,#EFH OUTL P2,A	INITIALIZE ADDRESS SET MASK STORE TRK 1 AND BLOCK COUNT GET TRACK SET TRACK FOR STOP SELECT DATA RECORDER
19	9A7F	ANL P2,#7FH	OUTPUT TRACK START TAPE FORWARD
1B 1C 1E	361C 761B	200 CLR F1 100 JT0 000 JF1 200	CLEAR F1 FOR INT ROUTINE WAIT FOR LOAD POINT HOLE IF INT GO BACK TO WAITING FOR LP
20 22 24 25 27 28 2A 2C 2E	8ALF 0428 FC 43CF 3A 9A7F 262A BB03 EB2E	URL P2, #CFH JMP 105 100 MOV A, R4 ORLA, #CFH OUTL P2, A 105 ANL P2, #7FH 106 JNT1 106 MOV R3, #03H 107 DJNZ R3, 107	STOP TAPE AT LP HOLE JMP TO 105 FOR START READ GET OLD TRACK SET FOR STOP OUTPUT TRK TO DATA REORDER
30 31 32 33 34 35 37 39	CA FD DA 39 90 DB09 EB37 EB34	DEC R2 MOV A,R5 XRL A,R2 OUTL P1,A MOV X@P0,A MOV R3,#09H (108)DJNZ R3,008	WAIT 20 INSTRUCTION CYCLES
3B 3C 3D 3E 40	4D C8 00 BB05 EB40	DJNZ RO, O MOV X @RO, A DEC RO NOP MOV R3, #05H O4 DTNZ R3, 04	DEC. ADDR IF NOT ZERO JMP TO1 IF ZERO READ LAST OF PAGE RESET PACE ADDRESS USE UP 13 INSTRUCTION CYCLES
4 2 4 3	EA 9630 8ACF 897F	MOV A, R2 JNZ O URL P2, #CFH URL P1, #7FH	GET PAGE IF NOT LAST PAGE JMP TO 2 IF LAST PAGE STOP TAPE DESELECT DATA RECORDER

7-81

	DATA OR	L B	
ADDRESS		ON L MNEMONIC	COMMENT
49	L9	DECR1	DEC_BLOCK COUNT
	F9	MOV A, R1	TEST BLK CNT FOR
4B	968E	JNZ (18)	ZERO
4 D	FC	MOV AIR4	IF NOT ZERO GET TRR
4E	F254	JB7 €00	IF MOD OF BLK CNT IS SET JMP 400
50	D259	JB6 401	IF B8 OF BLK CNT IS SET
52	045E	JMP (117)	JMP TO 400 IF NEITHER IS SET GET
54	D3C0	400 XRL A, #COH	NEW TRK IF MSB OF BLK COUNT IS SET
56	AC	MOV R4, A	SET B9 AND STORE
57	048E	JMP (118)	JMP TO (118) STOP
5 <i>7</i>	533F	400 ANL A, #3FH	IF B9 IS NOT SET BUT B8
		HODANE A, "SIII	IS SET
5B	AC	MOV <u>R4</u> ,A	CLR B8 AND STORE
5C	D48E	JMP (118)	JMP TO (118) STOP
5E	B268	(11) JB5 (120)	IF END OF TRK TEST TRK CODE
60	9274	JB4 (130)	FOR NEXT TRK
62	BCBF	MOV R4, #BFH	IF TRKS SET TRK 4 AND
64	B95E	MOV R1, #5EH	BLOCK COUNT
66	0478	JMP (121)	JMP TO REWIND
68	9270	120 JB4 (119)	IF TRK 1 SET TRK 2
6A	BC9F	MOV R4, #9FH	AND BLOCK COUNT
6C	B95E	MOV R1, #5EH	
6E	0478	JMP (12)	JMP TO REWIND
70	BCFF	(119 MOV R4, #FFH	IF TRK 4 SET END OF TAPE
72	0494	JMP (125)	FLACE & JMP TO END LOOP
74	BC8F	(130) MOV R4, #8FH	IF TRK 2 SET TRK 3 AND
76	B95E	MOV R1, #5EH	BLOCK COUNT
78	99EF	(121) ANL P1, #EFH	BLOCK COUNT SELECT DATA RECORDER
	FC	MOV A,R4	GET TRACK
7B	43CF	URL A, #CFH	SET TRACK FOR STOP
7 D	3A	OUTL P2,A	OUTPUT TO DATA RECORDER
7E	99AF	ANL P1,#AFH	SET FOR HIGH SPEED
80	9A7F	ANL P2,#7FH	START REWIND
82	BB20	MOV R3, #20H	WAIT FOR EARLY WARNING
84	EB84	(122) DJNZ R3,(123)	HOLE TO PASS
86	3686	(123) JTO (23)	WAIT FOR LOAD POINT HOLE
88	8ACF	URL P2,#CFH	STOP TAPE
8A	89EF	URL P1,#EFH	RESET P1
8C	8AFF	URL P2, #FFH	RESET P2
8E 90	8AFF	018) URL P2, #FFH	RESET P2
90 92	5690	(124) JT1 (124)	WAIT FOR TRIGGER FROM CPU1
92 94	0424 0494	JMP (00) (125) JMP (125)	WHEN TRIGGERED START FROM (100) END OF TAPE LOOP

	DATA OR	L B	
ADDRESS		ON L MNEMONIC	COMMENT
0FF 100 102 104	FC 361A 9206 B216	MOV A.R4 JTO (100) JB4 (101) JB5 (102)	GET PRESENT TRACK JMP IF UTH NOT PRESENT IF TRK 2 OR 4 JMP IF TRK 1 JMP
106 108 10A 10C	8AC0 8940 9A7F BF0D	URL P2, #COH URL P1, #40H ANL P2, #7FH MOV R6, #00H	IF TRK 2, 3 OR 4 STOP TAPE
110 112 114 116	EEOE 3610 8ACO 2448 A5	104 DJNZ R6,104 105 JTO 105 URL P2,#CDH JMP 126 102 CLR F1	WAIT FOR LOAD PT HOLE STOP TAPE JMP TO RETURN SET F1
118 11A 11C	B5 2448 8AC0 B226 9232	CPL F1 JMP 126 100 URL P2, #COH JB5 (20 JB4 (120)	JMP TO RETURN STOP TAPE IF END OF TRACK TEST TRACK CODE
120 122 124 126	BC70 B996 2436 922E BC50	MOV R4,#70H MOV R1,#96H JMP (12D 120 JB4 (19) MOV R4,#50H	
12A 12C 12E 130	B996 2436 BCFO 2448	MOV R1, #96H JMP (12D (119) MOV R4, #FOH JMP (126)	JMP TO REWIND IF TRK 4 SET END OF TAPE FLAG JMP TO RETURN
132 136 137	BC40 B996 FC 43CF 3A	MOV R1, #40H MOV R1, #96H 12) MOV A, R4 URL A, #CFH OUTL P2, A	IF TRK 2 SET TRK 3 AND JMP TO RETURN GET TRACK OUTPUT AT STOP
13A 13C 13E 140	99AF 9ABF BB20 EB40	ANL P1,#AFH ANL P2,#BFH MOV R3,#20H (122)DJNZ R3,(22)	SELECT HIGH SPEED START REWIND ALLOW EARLY WARNING HOLE TO PASS WAIT FOR LP HOLE
	3642 8ACF 89EF 93	URL P2, #CFH URL P1, #EFH 120 RETR	STOP TAPE DESELECT HIGH SPEED RETURN

LIST OF REFERENCES

- 1. INTEL Corporation, MCS-48 Family of Single Chip Microcomputers, <u>User's Manual</u>, April 1979.
- 2. David Fullagar, "CMOS Comes of Age", <u>IEEE Spectrum</u>, Vol. 17, No. 12, December 1980, p. 24-27.
- 3. INTERSIL, Data Book, July 1979.

INITIAL DISTRIBUTION LIST

		No. Copies
1.	Defense Technical Information Center Cameron Station Alexandria, Virginia 22314	2
2.	Library, Code 0142 Naval Postgraduate School Monterey, California 93940	2
3.	Department Chairman, Code 62 Department of Electrical Engineering Naval Postgraduate School Monterey, California 93940	1
4.	Professor R. Panholzer, Code 62Pz Department of Electrical Engineering Naval Postgraduate School Monterey, California 93940	1
5.	Professor H. A. Titus, Code 62Ts Department of Electrical Engineering Naval Postgraduate School Monterey, California 93940	1
6.	Assoc. Professor P. H. Moose, Code 62Me Department of Electrical Engineering Naval Postgraduate School Monterey, California 93940	1
7.	Captain Hugh H. Thomas, USA CCEIA-Europe APO, New York 09056	1

